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ABSTRACT
Monte Carlo simulations of charging and profile evolution in patterned antenna structures during etching in high-density plasmas
reveal a rapid change in the potential of the lines at end point, which causes a surge in electron tunneling through thin gate oxides and
possibly charging damage. The condition of the substrate (grounded vs. floating) determines the magnitude of the surge and whether it will
be followed by a steady-state current until all lines of the pattern become disconnected. A reduction in damage is possible by controlling
the substrate condition, which may be assessed through notching experiments.
When plasma-etching patterned wafers, the directionality differ-
ence between ions and electrons at the wafer causes differential
microstructure charging,' which affects the in-trench etch rate,2 can
lead to profile distortion (notching),34 and may induce electron tun-
neling through thin gate oxides.'5 Large tunneling currents are
believed to cause electrical degradation or even breakdown of the
oxide.6 Termed the "electron shading" effect,' this form of damage
is particularly aggravating because of its latent nature and is feared
to become a showstopper in the quest for smaller critical dimen-
sions. Despite tremendous effort by researchers worldwide to fight
the problem,7 a solution has yet to be found. The physics of the
electron shading damage has been elusive, in part because of the
experimental hurdles in measuring tunneling currents in situ under
realistic processing conditions.
Numerical simulations could provide insight into the origin of the
tunneling currents and improve understanding of the limitations of
existing etch tools and device layout rules. To be sure, such simu-
lations are complex; the charging and etching processes are cou-
pled, requiring the simultaneous handling of phenomena that occur
over disparate time scales such as electron tunneling (<1 0' s),
microstructure charging (10 5), and profile evolution (102 5), on
patterned surfaces consisting of dissimilar materials. Results from
such comprehensive calculations for gate electrode etching sug-
gest that the period from open area clearing (end point) to trench
bottom clearing is critical for damage.58 Tunneling current tran-
sients occur during that time, albeit with peak currents that may not
be large enough to cause breakdown of the gate oxide. Cumulative
charge damage was found only under edge gates, in patterns sep-
arated by open areas covered with field oxide.5
Here we focus on tunneling current transients in patterned an-
tenna structures; being area intensive, antennas amplify the ion and
electron current imbalance and can force large tunneling currents
through small area gate oxides.' We are aware of only one prior
simulation effort by Kinoshita et al.,9 who studied current injection
during etching of metal antenna structures by performing steady-
state charging calculations; since the profile evolution was not
simulated, no true current transients could be captured. Krishnan
et a!.'° reported that, in the presence of aspect ratio dependent
etching (ARDE)," damage "occurs exclusively during clearing of
the metal (end point)." Kinoshita eta!.9 argued that a large steady-
state tunneling current flows through the gate oxide from end point
until the metal in trench bottoms clears, causing the damage. For
an antenna ratio of 16,000:1, the steady-state current was calcu-
lated to be 7.20 A/cm2. Interestingly, the potential difference across
the 3.5 nm gate oxide was 6.1 V, assuming grounded substrate.
The numbers correspond to an oxide field of (6.1/3.5=) 1.743 V/nm
or 17.43 MV/cm, significantly above the threshold of 12 MV/cm for
instantaneous oxide breakdown,6 and therefore questionable.a
We simulate etching under conditions identical to those used by
Kinoshita eta!.,9 namely, a plasma density of 4.5 x 10'° cm3, elec-
tron temperature of 1.25 V, ion temperature of 0.1 V. The wafer elec-
trode is biased at 13.56 MHz with a peak-to-peak voltage of 100 V.
The pattern consists of five isolated 0.5 tm lines separated by 1.0
m spaces (trenches). Identical patterns are separated by large
open areas. At the onset of etching, each feature consists of a 1.0
m photoresist mask onto a layer of 0.8 im n -poly-Si, formed on
The oxide field should exceed threshold (12 MV/cm) for cata-
strophic failure of the oxide. However, the exponential dependence of
the tunneling current on oxide field poses limitations to how much
above the threshold one can go before the the 3.5 nm oxide is vapor-
ized away (see Ref. 6, p. 449).
top of a thick (>100 nm) layer of Si02. One line sits on top of a poly-
Si conduit to a small area covered by 3.5 nm gate oxide (antenna
structure, Fig. 1). The antenna ratio is taken to be 16,000:1. We
chose to etch poly-Si in a chlorine plasma because validated mod-
els of plasma-surface interactions exist for this system.4
The Monte Carlo simulations of microstructure charging and pro-
file evolution are performed as described elsewhere.4 Electron tun-
neling currents through thin gate oxides are accounted for, explic-
itly and self-consistently.58 In addition, the simulation couples
sheath dynamics, charge particle dynamics, topography charging,
surface chemistry, and scattering effects. Tunneling current tran-
sients would not occur without ARDE;5 the simulation describes
ARDE solely as a result of differential charging, while neutral shad-
owing" is not important in the ion-limited etching regime consid-
ered here. Since the aspect ratio is low (1:1 at the start, 1.8:1 at the
end of etching), the difference in etch rate between the trenches
and the open area is small. We calculated a difference of about
3.2%, which implies a short initial overetch to clear the latent
antenna. Because of the low aspect ratio, the profile evolves with
relatively straight sidewalls and flat bottom.
When monitoring tunneling currents, the substrate potential
plays a central role, given that the potential difference across the
oxide determines whether tunneling will occur, the polarity of the
current, and its magnitude. A grounded substrate is clearly an
extreme that is difficult to realize in practice,8 although it simplifies
the calculations considerably. The other extreme is that of a float-
ing substrate, completely isolated from the plasma and capable of
responding immediately to current injections. For completeness,
both cases are considered.
We begin by monitoring the potential of various lines (, i = A,
B, C) and the substrate (l4ub), during various phases of the etch
(Table I). During the main etch, all potentials are at zero. As soon
as the open area clears, the potential of the connected lines
jumps up to a new value, which remains constant during the initial
overetch, until the trench bottoms become disconnected. In the
next phase (the final overetch), the potentials of the lines change
individually, but not independently.'2 Since there is not much re-
entrant sidewall left to collect ions (vide supra), the potentials do
not vary much as the final overetch progresses.
The changes in the potentials with etch time occur because of
variations in the supply of electrons to the lines as the profile
evolves, and can be understood in conjunction with the tunneling
The substrate is "grounded" when its potential remains constant
despite the current injection. This situation occurs when large "patch-
es of substrate are directly (Or through a thin oxide) exposed to the
plasma, e.g., at wafer edges, at scribe lines (separating dyes), or at
open areas separating dense patterns.
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Fig. 1. Schematic of the antenna structure as it wou'd be at
end point.
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Table I. Steady-state potentials of various lines and the
substrate during the two phases of the overetch.
Potential
Floating substrate Grounded
Initial
substrate
FinalInitial Final
(V) overetch overetch overetch overetch
VA 16.20 10.00 4.98 7.50
V8 16.20 24.90 4.98 22.50
V 16.20 24.95 4.98 4.64
l4b 12.98 22.05 0 0
current, plotted in Fig. 2. During the main etch, no tunneling current
flows. The ion and electron current imbalance at the patterned area
is compensated for by electrons bombarding the open area (un-
shadowed). When the open area clears, electrons can only be sup-
plied to the outer edge of the pattern. The potential of the con-
nected lines must increase to attract more electrons, so that the
balance is maintained. As the substrate attempts to follow (floating
case), electrons tunnel to the poly-Si giving rise to the 1St transient
(Fig. 2a), with more than 1 A/cm2 surging through the gate oxide.
Tunneling stops when the potential of the lines reaches a value
high enough to (i) deflect a number of low energy ions in the pat-
terned area and (ii) attract more electrons at the outer edge of the
pattern, so that current equality to the latent antenna is re-estab-
lished. The current balance is perturbed one more time, when the
lines become disconnected. The electron supply to the outer edge
of line A becomes localized and decreases VA. V8 and V must
increase to deflect more ions; as V,5 trails, a second current tran-
sient appears, albeit of a smaller magnitude. We emphasize that
these are true transients, controlled by rapid charging.
When the substrate is grounded, the picture changes dramati-
cally (Fig. 2b). The first current transient reaches almost 3 A/cm2,
before dropping to a steady-state value of 2.3 A/cm2, which lasts
throughout the initial overetch. Since the potential of the connect-
ed lines does not rise as much as in the previous case (Table I),
fewer electrons are attracted at the outer edge of the pattern. Thus,
more substrate electrons must tunnel to balance the ion current. As
soon as the lines become disconnected, the current drops to
0.55 A/cm2, where it remains throughout the final overetch. Note
0.0 0.5 1.0
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Fig. 2. The tunneling current through the gate oxide as a
function of the normalized etch time, for (a) floating and (b)
grounded substrate. t0 is the duration of the main etch. The
cumulative charge over time is also shown for (b).
that the cumulative damage may now become noticeable.
Assuming a 3 s initial overetch, the cumulative charge injected
is only 0.21 C/cm2, which is two orders of magnitude smaller
than that calculated by Kinoshita eta!.9 The total increases with
overetch time, but more than 50% overetch is required before it
reaches 20 C/cm2.
Our results clearly suggest that the first current transient is
responsible for damage. When the substrate is grounded,b the
oxide field peaks at 14.23 MV/cm, causing instantaneous oxide
breakdown (C-mode failure);6 the sustained high current during the
initial overetch can only worsen damage. When the substrate is
floating, the oxide field peaks at 9.20 MV/cm, exceeding the
B-mode failure threshold.6 In both cases, the damage occurs prob-
ably because a large tunneling current surges through the thin
oxide. The timing of the surge coincides with when the damage is
observed experimentally.10
How can current transients be suppressed? Since their occur-
rence is inextricably linked to ARDE, control of the latter may
appear to be the answer. Unfortunately, ARDE is a consequence of
differential charging when etching is ion-limited58 and, thus, it is
impossible to eliminate without attacking the problem of differential
charging itself. Based on the results presented, we propose anoth-
er approach that exploits the role of the substrate potential. Since
an antenna structure on a grounded substrate suffers most of the
Fig. 3. Three-dimensional charging potential distributions
in the trench area next to the middle line for (a) floating and
(b) grounded substrate. The inset illustrates the area of inter-
est and defines the origin for the potential surface. The
microstructure has been rotated to allow for a more conve-
nient description of ion motion in the trench. The arrows
show the direction of ions as they approach the potential sur-
face.
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Fig. 4. Simulated notch profiles at the sidewalls of the vari-
ous lines after 100% overetching for (a) floating and (b)
grounded substrate. Etching of the outer sidewalls of the
edge lines is not simulated. The aspect ratio has been pre-
served.
damage, elimination of all reasons for pinning the substrate poten-
tial lOwb could significantly reduce the magnitude of the transient
current.
But in today's complex chip designs, how can one assess the
condition of the substrate? There is actually a simple test one can
perform, based on the occurrence of notching at the sidewalls of
the line connected to the thin oxide (middle line). In the absence of
sidewall passivation, overetching a structure like that of Fig. 1 will
cause notching at the inner side of the edge lines (classic notch-
ing).4 If the substrate is floating, notching occurs nowhere else, as
the potential of no other line is low (Table I). However, it the sub-
strate is grounded, the potential of the middle line is actually lower
than that of the edge line since more electrons arrive by tunneling
through the thin oxide. As a result, notching will occur at both side-
walls of the middle line and, in fact, it will be deeper than that at the
edge line. The degree by which the two notches differ is a strong
function of the substrate area directly exposed to the plasma.
These ideas can be better understood by examining the charg-
ing potentials in the trench next to the middle line. In the case of a
floating substrate (Fig. 3a), the potential surface has a very small
peak next to the sidewall foot of the middle line. Only very low
energy ions will be affected by it. In contrast, when the substrate is
grounded (Fig. 3b), the peak is huge and the perturbation in the
trajectories of all but the most energetic ions approaching this
potential wall will be very significant. The distribution has the "clas-
sic" asymmetric shape that leads to severe notching.4 indeed, the
profile evolution simulation quantifies these claims. The results are
compared in Fig. 4, where symmetric notches appear at the side-
walls of the middle line only for the grounded substrate; as pre-
dicted, these notches are deeper than those occurring at the edge
lines of the same structure.
In conclusion, simulations of charging and profile evolution dur-
ing plasma etching suggest that charging damage in antenna
structures may ensue as a result of tunneling current transients
surging through thin gate oxides at end point, which may be fol-
lowed by large steady-state currents until the lines in patterned
areas become disconnected. The substrate's role in tunneling may
be exploited to minimize the surge maximum and eliminate the
steady-state current during the initial overetch, which should help
decrease charging damage.
Acknowledgment
This work was supported by an NSF-Career Award and a Camille
Dreyfus Teacher-Scholar Award to K.P.G. An Applied Materials
Scholarship in partial support of G.S.H. is gratefully acknowledged.
Manuscript received July 15, 1997.
California Institute of Technology assisted in meeting the publi-
cation costs of this article.
REFERENCES
1. K. Hashimoto, Jpn. J. App!. Phys., 32, 6109 (1993); ibid., 33,
6013 (1994).
2. G. S. Hwang and K. R Giapis, App!. Phys. Lett., 71,458 (1997).
3. T. Nozawa, T. Kinoshita, T. Nishizuka, A. Narai, T. lnoue, and A.
Nakaue, Jpn. J. App!. Phys., 34, 2107 (1995).
4. G. S. Hwang and K. P. Giapis, J. Vac. Sci. Technol., B15, 70
(1997).
5. G. S. Hwang and K. P. Giapis, App!. Phys. Left., 71, In press.
6. S. Wolf, Silicon Processing for the VLSI Era, Vol. 3, Lattice
Press, Sunset Beach, CA (1995).
7. Proceedings of the 1st (Santa Clara, 1996) and 2nd (Mon-
terey, CA, 1997) International Symposium on Plasma Proc-
ess-Induced Damage, Unpublished.
8. G. S. Hwang and K. P. Giapis, in 23rd Tegal Plasma Seminar
Proceedings, pp. 79-90, San Francisco, CA, 1997,
Unpublished.
9. T. Kinoshita, S. Krishnan, W. W. Dostalik, and J. P. McVittie, in
2nd International Symposium on Plasma Process-Induced
Damage, p. 45, Monterey, CA, 1997.
10. 5. Krishnan, W. W. Dostalik, K. Brennan, S. Aur, S. Rangan, and
S. Ashok, Tech. Dig. mt. Electron Devices Meet., 731 (1996).
11. ft A. Gottscho, C. W. Jurgensen, and D. J. Vitkavage, J. Vac. Sd.
TechrioL, BlO, 2133 (1992), and references cited therein.
12. G. S. Hwang and K. P Giapis, App!. Phys. Lett., 70, 2377
(1997).
(a)
(b)
